

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	0	10/629241	US-PGPU B; USPAT, EPO, JPO	OR	ON	2004/11/12 08:29
L2	0	10/629241	US-PGPU B; USPAT	OR	ON	2004/11/12 08:29
L3	0	10/629041	US-PGPU B; USPAT	OR	ON	2004/11/12 09:24
L4	5	"6492662"	US-PGPU B; USPAT	OR	ON	2004/11/12 09:27
L5	5	"6458632"	US-PGPU B; USPAT	OR	ON	2004/11/12 09:29
L6	10	"6448586"	US-PGPU B; USPAT	OR	ON	2004/11/12 09:32
L7	44	"6229161"	US-PGPU B; USPAT	OR	ON	2004/11/12 10:22
L8	24	thyristor with transistor.ti.	US-PGPU B; USPAT	OR	ON	2004/11/12 10:23
L9	951	thyristor with transistor.clm.	US-PGPU B; USPAT	OR	ON	2004/11/12 10:24
L10	64	(thyristor with transistor) with (method process).clm.	US-PGPU B; USPAT	OR	ON	2004/11/12 10:26
L11	144	'finfet'	US-PGPU B; USPAT	OR	ON	2004/11/12 10:48
L12	52	'finfet' with (transistor thyristor)	US-PGPU B; USPAT	OR	ON	2004/11/12 10:52
L13	0	'finfet' with ( thyristor)	US-PGPU B; USPAT	OR	ON	2004/11/12 10:32
L14	40	'finfet'.TI.	US-PGPU B; USPAT	OR	ON	2004/11/12 10:49
L15	0	14 AND ('finfet' WITH THYRISTOR)	US-PGPU B; USPAT	OR	ON	2004/11/12 10:50
L16	0	14 AND (TRANSISTOR WITH THYRISTOR)	US-PGPU B; USPAT	OR	ON	2004/11/12 10:50
L17	0	14 AND ( FINFET WITH (TRANSISTOR WITH THYRISTOR))	US-PGPU B; USPAT	OR	ON	2004/11/12 10:51
L18	0	12 AND THYRISTOR	US-PGPU B; USPAT	OR	ON	2004/11/12 10:52

L19	0	'finfet' with thyristor	US-PGPU B; USPAT	OR	ON	2004/11/12 10:52
L20	7	11 AND thyristor	US-PGPU B; USPAT	OR	ON	2004/11/12 10:52

EAST [9041.wsp:1]

File View Edit Tools Window Help

L11: (144) 'finfet'

L12: (6) 'finfet' with (transistor thyristor)

L13: (0) 'finfet' with ( thyristor)

Failed

Saved

Q1: US-POR/USPAT

Default jurisdiction: CR

'finfet' with (transistor thyristor)

USP form IPR form Images Text HTML

Buttons

Highlight all terms exactly

	U	I	Document ID	Issue Date	Pages	Title	Current OR	Current XR	Retrieval C	Inventor	S	C	P	A	J	
1	<input type="checkbox"/>	<input type="checkbox"/>	US 20040222477 A1	20041111	12	MULTI-HEIGHT FINFETS	257/412			Aller, Ingo et al.	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
2	<input type="checkbox"/>	<input type="checkbox"/>	US 20040219722 A1	20041104	13	METHOD FOR FORMING A DOUBLE-GATED SEMICONDUCTOR DEVICE	438/157	257/401; 438/151; 438/283		Pham, Daniel T. et al.	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
3	<input type="checkbox"/>	<input type="checkbox"/>	US 20040217433 A1	20041104	18	Doping of semiconductor fin devices	257/412			Yeo, Yee-Chia et al.	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
4	<input type="checkbox"/>	<input type="checkbox"/>	US 20040217420 A1	20041104	19	Semiconductor-on-insulator chip incorporating strained channel partially doped	257/347			Yeo, Yee-Chia et al.	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
5	<input type="checkbox"/>	<input type="checkbox"/>	US 20040203211 A1	20041014	13	Self-aligned contact for silicon-on-insulator devices	438/299	257/346; 438/586; 438/595		Yang, Fu-Liang et al.	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
6	<input type="checkbox"/>	<input type="checkbox"/>	US 20040198031 A1	20041007	22	Method for forming structures in finfet devices	438/585			Lin, Ming-Ren et al.	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
7	<input type="checkbox"/>	<input type="checkbox"/>	US 20040198003 A1	20041007	10	Multiple-gate transistors with improved gate control	438/284			Yeo, Yee-Chia et al.	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
8	<input type="checkbox"/>	<input type="checkbox"/>	US 20040195628 A1	20041007	16	Method of forming an N channel and P channel finfet device on the same semicond	257/351	438/153		Wu, Chung-Cheng et al.	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
9	<input type="checkbox"/>	<input type="checkbox"/>	US 20040195627 A1	20041007	12	Strained channel FinFET	257/347			Dakshina-Murthy, Srikanteswara et al.	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
10	<input type="checkbox"/>	<input type="checkbox"/>	US 20040195624 A1	20041007	13	Strained silicon fin field effect transistor	257/347			Liu, Chee-Wee et al.	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
11	<input type="checkbox"/>	<input type="checkbox"/>	US 200400000 A1	20040000	13	Controlled semiconductor device	257/400			Yeo, Yee-Chia et al.	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

File

Details

HTML

Ready

10/11

EAST [9041.wsp:1]

File View Edit Tools Window Help

☐ L11: (144) 'finfet'  
☐ L12: (52) 'finfet' with (transistor thyristor)  
☐ L13: (0) 'finfet' with (thyristor)

☐ Failed  
☒ Saved

QDS: USFQ/US/USPAT  
 Default processor: OR

'finfet' with (transistor thyristor)

☒ USF form ☒ USF form ☒ Images ☒ Text ☒ HTML

	U	I	Document ID	Issue Date	Pages	Title	Current OR	Current XR	Retrieval C	Inventor	S	C	P	J		
11	<input type="checkbox"/>	<input type="checkbox"/>	US 20040169269 A1	20040902	13	Contacts to semiconductor fin devices	257/692			Yeo, Yee-Chia et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
12	<input type="checkbox"/>	<input type="checkbox"/>	US 20040145019 A1	20040729	13	STRAINED CHANNEL FINFET	257/349			Dakshina-Murthy, Srikanteswara et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
13	<input type="checkbox"/>	<input type="checkbox"/>	US 20040113171 A1	20040617	11	METHOD OF FABRICATING A MOSFET DEVICE WITH METAL CONTACTS	257/119			Chiu, Hsien-Kuang et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
14	<input type="checkbox"/>	<input type="checkbox"/>	US 20040110331 A1	20040610	15	CMOS inverters configured using multiple-gate transistors	438/199			Yeo, Yee-Chia et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
15	<input type="checkbox"/>	<input type="checkbox"/>	US 20040108559 A1	20040610	49	Insulated-gate field-effect transistor, method of fabricating same, and semiconductor device	257/411	257/E29.315		Sugii, Nobuyuki et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
16	<input type="checkbox"/>	<input type="checkbox"/>	US 20040100306 A1	20040527	12	Two transistor nor device	326/112	257/E27.06; 257/E27.062		Krivokapic, Zoran et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
17	<input type="checkbox"/>	<input type="checkbox"/>	US 20040048424 A1	20040311	16	Method of forming an N channel and P channel FINFET device on the same substrate	438/154			Wu, Chung Cheng et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
18	<input type="checkbox"/>	<input type="checkbox"/>	US 20040038464 A1	20040226	18	Multiple-plane FinFET CMOS	438/151	438/152; 438/168		Fried, David M. et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
19	<input type="checkbox"/>	<input type="checkbox"/>	US 20040036118 A1	20040226	48	Concurrent Fin-FET and thick-body device fabrication	257/347	257/E21.415; 257/E21.703; 257/E27.112		Abadeer, Wagdi W. et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
20	<input type="checkbox"/>	<input type="checkbox"/>	US 20040033674 A1	20040219	14	Deposition of amorphous silicon-containing films	438/478			Todd, Michael A.	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
21	<input type="checkbox"/>	<input type="checkbox"/>	US 20040031074 A1	20040210	14	Method of forming a fin device	257/337	257/335		Yeo, Yee-Chia et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

☒ HTML ☐ Details ☒ HTML

Ready

EAST - [9041.wsp:1]

FileViewEditToolsWindowHelp

L11: (144) 'finfet'

L12: (52) 'finfet' with (transistor thyristor)

L13: (0) 'finfet' with ( thyristor)

Failed

Saved

Home

Clear

USFCRUSPAT

Default generator: OR

'finfet' with (transistor thyristor)

USFCRUSPAT

USFCRUSPAT

USFCRUSPAT

USFCRUSPAT

USFCRUSPAT

USFCRUSPAT

Build

Highlight all items evenly

	U	I	Document ID	Issue Date	Pages	Title	Current OR	Current XR	Retrieval C	Inventor	S	C	P	J	
21	<input type="checkbox"/>	<input type="checkbox"/>	US 20040031979 A1	20040219	64	Strained-semiconductor-on-in sulator device structures	257/233	257/235; 257/297; 257/E21.415		Lochtefeld, Anthony J. et al.	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
22	<input type="checkbox"/>	<input type="checkbox"/>	US 20030229661 A1	20031211	16	Sense-amp based adder with source follower pass gate evaluation tree	708/710			Kim, Jae-Joon et al.	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
23	<input type="checkbox"/>	<input type="checkbox"/>	US 20030193058 A1	20031016	15	Integrated circuit with capacitors having fin structure	257/200			Fried, David M. et al.	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
24	<input type="checkbox"/>	<input type="checkbox"/>	US 20030178670 A1	20030925	14	Finfet CMOS with NVRAM capability	257/315	257/E21.209; 257/E29.302		Fried, David M. et al.	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
25	<input type="checkbox"/>	<input type="checkbox"/>	US 20030160233 A1	20030828	13	Method of forming a semiconductor device having an energy absorbing layer and	257/37	257/E21.347; 257/E21.415; 257/E29.277		Rendon, Michael J. et al.	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
26	<input type="checkbox"/>	<input type="checkbox"/>	US 20030151077 A1	20030814	16	Method of forming a vertical double gate semiconductor device and structure thereof	257/250	257/270; 257/328; 257/331		Mathew, Leo et al.	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
27	<input type="checkbox"/>	<input type="checkbox"/>	US 20030145299 A1	20030731	15	Finfet layout generation	716/11			Fried, David M. et al.	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
28	<input type="checkbox"/>	<input type="checkbox"/>	US 20030102518 A1	20030605	22	Finfet SRAM cell using low mobility plane for cell stability and method for formi	257/401	257/350; 257/368; 257/393		Fried, David M. et al.	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
29	<input type="checkbox"/>	<input type="checkbox"/>	US 20030102497 A1	20030605	18	Multiple-plane finFET CMOS	257/255			Fried, David M. et al.	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
30	<input type="checkbox"/>	<input type="checkbox"/>	US 20020171107 A1	20021121	6	Method for forming a semiconductor device having elevated source and drain regi	257/347	257/E21.415; 257/E21.43; 257/E29.267		Cheng, Baohong et al.	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
31	<input type="checkbox"/>	<input type="checkbox"/>	US 20020152277 A1	20021109	17	Method for fabricating a semiconductor device having	470/100	470/100		Fried, David M. et al.	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

File

Details

HTM

Ready

TEAM



